ABSTRACT The five-level hybrid clamped inverter (5L-HC) is a promising new topology for medium-voltage applications. However, to minimize the capacitors and ensure good performance of the converter, capacitor voltage ripples, as well as voltage balancing control, need further study. Based on carrierphase-shift PWM (CPS-PWM), this paper gives a rigorous analysis of the ripple characteristics of all the capacitors (which consist of three groups: the flying capacitors, the central dc capacitor, and the upper and lower dc capacitors) under both normal and unbalanced operating conditions. The results can serve as a guide for the optimal design of the capacitors. First, as for the balancing issue, a self-balancing mechanism of the central dc capacitor, which is similar to the better-known self-balancing feature of the flying capacitors, is revealed. Then, a new voltage balancing strategy is proposed for these two groups of capacitors to cope with disturbances arising from various nonideal factors. For the upper and lower dc capacitors, which suffer from intrinsic imbalance, this paper proposes a better method to calculate the optimal zero-sequence voltage (ZSV), which is to be injected to achieve the balancing objective. In this paper, the ripple analysis and balancing strategy proposed are verified with simulations and experiments.
I. INTRODUCTION
Multilevel voltage-source converters are ideal topologies for high-voltage high-power applications since they can easily achieve high equivalent switching frequency, use only low-voltage devices, lower the electro-magnetic interference (EMI), etc. [1] , [2] They have been widely used in high voltage DC transmission systems (HVDC), flexible ac transmission systems (FACTS), medium-voltage drives (MVD), renewable energy generation systems, etc. Although they have been studied for many years, researchers are still trying to develop new and reliable multilevel topologies to further increase the output voltage levels, improve the power density and efficiency. Modular cascaded converters such as modular multilevel converters (MMC) [3] and Cascaded H-bridges (CHB) [4] can raise their output level number and
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voltage, but each has its drawbacks. Take drive applications as an example: the MMC needs extra strategy to suppress the fundamental-frequency voltage ripples [5] , [6] , while the CHB need complicated phase-shift transformers to provide isolated dc power supplies.
For the clamped multilevel inverter, an alternative multilevel topology, it is difficult to increase the output voltage level due to the complicated clamping circuit [7] . However, the advantages of a single dc bus and fewer devices are still attractive. Up until now, five-level converters have been attracting more attention and have been put into industry applications, since they can extend the output voltage up to 6.6 kV, a voltage fitting most medium-voltage applications [8] .
Among the newly-developed topologies in this front, the NPC-H-bridge has been discussed earliest [9] . But the topology requires six independent dc sources (and hence a complicated multi-winding transformer). VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/ Stacked multicell converter (SMC) was derived in [10] in 2002 and was applied to medium-voltage drive products by GE. The main problem of the converter is the series connection of the high voltage switching devices.
In 2003, a topology named five-level active clamped converter (5L-ANPC) was promoted by ABB [11] . It also needs series-connected devices, but the number of flying capacitors is reduced to one. The output voltage is increased. But the output power is limited, because the switches on both sides of the flying capacitor require a higher switching frequency (f sw ) to balance the flying capacitor voltages. In 2014, a new topology named nested neutral-point clamped (NNPC) converter was presented in [12] for medium-voltage applications. The topology can be seen as a combination of an NPC (at ac side) and an FC (at dc side), so the series connection of devices is avoided. The diode clamping point is placed at the middle of the flying capacitors. Unlike NPCs, the output current from the clamping point contains a fundamental component, so extra strategy is necessary to balance the flying capacitor voltages [13] .
Another five-level hybrid clamped topology named 5L-HC is proposed in [14] , as shown in Fig. 1 . Compared with topologies mentioned above, the number of switching devices is almost the same. The voltage ratings of the devices are also the same (E). And the topology is free of serial-connected devices and low-frequency ripples of the flying capacitor voltages. This makes the converter a promising five-level topology for industrial applications. The 5L-HC can be seen as a combination of 3L-ANPC and FC, except that the high voltage capacitor closest to dc source (between A and B) in the five-level FC is replaced by two active switches (S x1 ' and S x5 ). In this way, the power density can be improved. The topology can also be seen as an extension of 4L-HC proposed in [15] . According to voltage pulsating characteristics, all capacitors in each phase of the 5L-HC can be divided into 3 categories: flying capacitors (C fx1 and C fx2 ), central dc capacitor (C d2 ), and upper and lower dc capacitors (C d1 and C d3 ). Based on the idea of combining FC and NPC, several new hybrid clamped converters are derived in [16] [17] [18] . Each has its unique characteristics. But because of the similarity in topology, there all face the same problems of minimizing the capacitors and balancing their voltages even under unbalanced operating conditions, which remain challenging issues up until now.
In order to reduce the capacitances of the flying capacitors, [19] proposed a modified carrier phase-shift method to reduce the charging time of flying capacitors. In order to further reduce the number of flying capacitors, [20] proposed a modified topology in which two devices need to withstand doubled voltage stress compared to other devices. What's more, the modified topology needs extra hardware to handle the severe imbalance in the dc side capacitors voltage.
Since the capacitor voltage fluctuations directly affect the sizing and performance of the 5L-HC, it is necessary to clearly analyze the voltage ripples of all capacitors, especially at unbalanced conditions. Also, a comprehensive balancing strategy for all the capacitors is necessary.
Because 5L-HC is a relatively new topology, there is very little literature on its performance improvement. Based on the study of the original proposer, this paper tries to provide an overall solution to these problems of the 5L-HC, so as to make it more readily applicable for high-power medium-voltage applications. The circuit principle is deeply investigated, and a decoupled method to calculate the voltage ripples of the dc capacitors is proposed. A rigorous analysis of voltage ripples of all capacitors under different conditions is provided. For the issue of voltage balancing, in addition to the better-known self-balancing phenomenon of the flying capacitors, a similar self-balancing mechanism of the central dc capacitor is revealed. In order to cope with disturbances in a non-ideal circuit, a new balancing strategy combining feed-forward and feedback control is proposed for both the flying capacitors and the central dc capacitor.
For upper and lower dc capacitors, there is an intrinsic imbalance problem [21] similar to the 3L-ANPC. It behaves as 3 rd order voltage fluctuation at balanced load and 1 st order at unbalanced load. The imbalance brings inconsistent voltage stresses of devices and output waveform distortion, and even threatens the safe operation of the devices. A zero-sequence voltage injection method was proposed in [22] . But the injected zero-sequence voltage was not accurately calculated. A try-and-error method was used instead, with which it is difficult to get the optimal solution, especially at high output voltages. This paper proposes an iterative approach to calculate the optimal ZSV. This paper is organized as follows. The working principle is investigated in Section II. The voltage ripples for three kinds of capacitors under various conditions are analysed in Section III. Then the balancing strategies of these capacitors are proposed in Section IV. In Section V, simulation and experimental results are presented. A detailed comparison between 5L-HC and other five-level topologies is given in Section VI. Conclusions are drawn in Section VII.
II. OPERATION PRINCIPAL OF THE 5L-HC
Phase x (x = a, b, c) circuit of the 5L-HC has been shown in Fig. 1 . N1 and N2 are the clamping points in dc side. (These two points are connected to N1/N2 of the other two phases, which are not shown here.) Each phase contains ten switches. In normal operation, S x1 and S x5 have the same gating signals. Gating signals of S x1 ' and S x5 ' are complementary to S x1 and S x5 , respectively. This ensures u AB = 3E. Gating signals of S x1− S x4 are independent, with the usual modulating strategy being CPS-PWM. Gating signals of S x1 · S x4 are complementary to S x1− S x4 , respectively.
When all the capacitor voltages balanced, the instantaneous output voltage u ox can be expressed as
where S gx1−4 are switching functions of S x1−4 . In Fig. 1 , i ox is the output current. The current of S x4 can be expressed as
It means that when S x4 is turned on, its current is the output current. i n1x , i n2x are the extracted currents from clamping points N 1 and N 2 . The current of S x1 ' (i n1x ) can be expressed as
It can be derived from this equation that the peak value of i n1x is half of i Sx2 . Taking all three phases into account, the total extracted currents from point N1 and N2 are respectively:
The current flowing through the flying capacitors (i fx1 , i fx2 ) can be expressed as (5) . In practice, C fx2 can be a single high voltage capacitor or two identical capacitors (with same voltage rating as C fx1 ) in series.
C d2 , N1, N2 can be regarded as one node. So, the balance of u d1 and u d3 is determined by the sum of the extracted currents from the two midpoints, as shown in (6) , where d nx is the extraction factor, means the duty cycle of |S gx2 -S gx1 |.
Here it is assumed that the dc side capacitors satisfy C d1 = 2C d2 = C d3 = C d, which is a common choice in industry.
According to circuit theory, the current of C d2 (i d1x ) can be calculated by the mesh current method as:
Theoretically speaking, various carrier-based multilevel modulation methods can be used for 5L-HC, such as PDPWM, CPS-PWM, but PDPWM will bring larger voltage imbalance among the flying capacitors. Therefore, CPS-PWM is used here.
III. THE VOLTAGE RIPPLES IN THE CAPACITORS
Similar to other clamped multilevel converters, the balance of all capacitor voltages is an important control objective in the 5L-HC. And the analysis of capacitor voltage ripples (through capacitor currents) is required before proposing any balancing strategies.
For convenience, this paper establishes the switchingperiod averaged models for all capacitor currents. Suppose d x1 ∼ d x5 are the duty ratios of S x1 ∼S x5 in one switching period. If the capacitor voltages are balanced, the output voltage in a switching period can be expressed as:
Under CPS-PWM, the differences of duty-ratios corresponding to four sets of switches are omitted. Then it can be written that:
Define the normalized reference of instantaneous output voltage as:
When the output voltage is sinusoidal, the gate signals (and some functions of them, which are useful later) at a given instant are shown in Fig. 2 . The two cases in the figure correspond to u refx in the range of [0, 1) and [1, 2) , respectively. According to the symmetry of the circuit, the cases of [3, 4) and [2, 3) are symmetric with these cases.
A. VOLTAGE RIPPLES OF THE FLYING CAPACITORS
According to (5), the average flying capacitor currents of i fx1 and i fx2 in one switching cycle can be expressed as:
Combining (13) and (11), it can be seen that i fx1 is zero irrespective of the load. This remains true under unbalanced load. Even so, the amplitude of current ripple during the switching cycle is still worthy of attention, especially in high-power applications, since it will affect the design of flying capacitors. The voltage ripple of u fx ( u fx1 ) is expressed as:
d fx1 is defined as the ''positive'' duty cycle of S gx4 -S gx3 , which is the ratio of the positive portion to the switching period. It can be derived from Fig. 2 that when u refx is in the range of [1, 2) , d fx1 remains 1/4. That's to say, the amplitude of u fx1 is constant in this range, which is the same as that when u refx is in the range of [2, 3) . Fig. 3 shows the relation between d fx1 with u refx . As can be seen, it has a flat top of 1/4. Therefore, the maximum ripple of u fx1 can be calculated by the switching period (T s ) and load current according to (14b), which can guide the selection of the flying capacitors.
B. VOLTAGE RIPPLES OF CENTRAL DC CAPACITORS
According to (8) , the contribution to i d1 from phase x (i.e. i d1x ) has a similar expression as those of the flying capacitors. Therefore, similar to (14a), the contribution to voltage ripple of the central dc capacitor C d2 from phase x can be expressed as:
Compared with (14b), u d2x has smaller switchingfrequency voltage ripple. What's more, the switching frequency harmonic in u d2 is significantly reduced after three-phase synthesis with balanced load. So, u d2 is almost constant under steady operation.
Even though there will be some switching-frequency harmonic under unbalanced load, a very small C d2 can be selected. But in practical applications, C d2 should be designed as a series connection of two identical capacitors, thus the four dc capacitors have the same voltage ratings.
C. VOLTAGE RIPPLES OF THE UPPER AND LOWER CAPACITORS
Since the upper and lower part of the 5L-HC are symmetrical, it can be considered that the current extracted from the intermediate point (i d2 ) is evenly distributed between C d1 and C d3 . So, the difference between the voltages of C d1 and C d3 ( u cpn ) can be expressed as: Therefore, the key to analyze u cpn lies in d nx . From Fig. 2 , the relation between d nx and u refx can be derived as:
which corresponds to the red curve in Fig. 4 . The same relation for the four-level hybrid converter as derived in [23] is shown as the green curve. For the 3L-NPC, the relation can be expressed as (18) and is shown as the blue curve in Fig. 4 . Fig. 4 shows the similarity of the extracted-current models from dc side in these topologies. Therefore, the ripple suppression method for u cpn in 5L-HC can refer to that in 3L-NPCs.
When the modulation index M is less than 0.5, namely 1< u refx <3, i d2 can be expressed as:
where f (u refx ) corresponds to (17) . Whether the load is balanced or not, for a three-phase system without neutral line, there is always i a + i b + i c = 0. So, the average value of i d2 is zero in one switching period. When M > 0.5, there is only one u refx greater than 3 at most, as shown in Fig. 5 . Meanwhile, the dc component in d na (as shown in Fig. 5 ) is the same as that in d nb and d nc .
The result of d na .i oa will have fundamental component. Fortunately, this component is symmetrical in three phases in balanced load. So their sum can be free of fundamental components. What's more, Fourier series of d na have 2 nd and 4 th harmonic, which will generate 3 rd order harmonic in i d2x when they are multiplied with the load current. And the 3 rd order harmonics of the three phases are in phase. So, its amplitude will triple after synthesis. Therefore, the u cpn is dominated by 3 rd order in balanced conditions.
Moreover, in unbalanced conditions, i d2 will have fundamental components, which will cause first order fluctuation in u cpn .
Because the amplitudes of the lower-frequency harmonics are relatively higher, they have a greater influence on the capacitors. Thus the switching ripples in u d1 and u d3 can be ignored, and attention should be paid to cancel the 1 st and 3 rd order harmonic in u cpn.
By extracting the second and fourth order harmonic in d na , multiplying it with i a , and summing the results in three phase, Fig. 6 can be obtained, which shows the amplitude curve of 3 rd order component in i d2 under variable M (M > 0.5), variable power factor angles, constant output frequency (50Hz) and constant load current. It can be found that when the modulation index increases, 3 rd order will increase. When the power factor angle is zero, the 3 rd order reaches its biggest value.
D. RIPPLES UNDER UNBALANCED CONDITIONS
The above content has analysed the ripples of the three types of capacitors under various conditions. Particularly, attention should be paid to the situation under unbalanced conditions, which is the worst case for circuit operation and voltage balancing. From previous statements, several conclusions can be drawn here:
1) u fx1 and u fx2 are irrespective of unbalanced conditions. 2) u d2 , which is almost free of harmonic in balanced conditions, will have relatively higher switching-frequency harmonic component. 3) u cpn, theoretically has no first nor third-order harmonic when M <0.5. When M >0.5, the dominant harmonic is the first order. Its magnitude is related to the degree of asymmetry. Meanwhile, the 3 rd order component also exists.
IV. VOLTAGE BALANCING STRATEGIES
After analyzing the characteristics of voltage ripples through section III, the guidelines to design capacitors are established. And special consideration has been taken for 5L-HC under unbalanced conditions. What's more, balancing strategies should be proposed for these capacitors considering various non-ideal factors, including parameter errors/drifts, dead-time effects, circuit asymmetricity, etc. Especially for u d1 and u d3 which have low-frequency ripples, a ripple suppression method is required. The balancing strategies in this section are mainly proposed for low-frequency ripples and voltage shifts, which impact the output voltage and stress of devices more seriously.
A. BALANCE OF THE FLYING CAPACITORS
At first, the self-balancing phenomenon of the flying capacitors is introduced. Reference [24] pointed out that for 4L-FC, when the load current contains harmonics at f sw or 2f sw , it will bring voltage shifts for the flying capacitors. Fortunately, the unbalance will be finally attenuated by the characteristics of the circuit itself through CPS-PWM. The capacitor voltage balance will be finally achieved unless extra disturbances occur.
Thus, the negative feedback voltage regulating capability of the circuit itself is constituted. And the detailed mathematical calculation of the self-balancing principle is derived in [25] . Self-balancing ability relies on load condition and power factor. Heavier load and higher power factor will lead to a faster self-balancing process. The flying capacitors in 5L-HC are essentially the same as that in 4L-FCs, both of which are working under CPS modulation. Therefore, they also have self-balancing abilities.
The simulation results in Fig. 8 have verified this conclusion. When the initial voltage setting of the capacitor C fx1 is halved, the steady-state equilibrium point can be finally reached at different loads. When the load is larger at 10 , the adjusting process is apparently faster.
However, the self-balancing ability is not enough to cope with capacitor voltage offset caused by severe non-ideal conditions. Balancing control is also essential. The feed-forward and feedback control are combined here to achieve faster balancing.
Taking C fx1 as an example, if sign(u fx1 -E).sign(i ox ) > 0, according to (14) , d x4 should be decreased, or d x3 should be increased. In order to control u fx1 to E in the next calculation period, the feed-forward regulating quantity d x43−f can be calculated as:
And the feedback control is implemented by a PI controller based on the voltage error, with the sign of load current considered. It will ensure u fx1 to be E, and output regulating quantity is d x43−b . Then the adjusted duty ratio difference between d x4 and d x3 can be calculated as:
where d x4 is the adjusted duty ratio of S x4 . But in order to ensure that d x43 does not affect the balance of u fx2 . d x43 is also distributed in d x1 and d x2 as in (22) . In the same way, d x32 are calculated. d x21 is added to balance u d2 , which will be described below. The final equations for these adjusted duty ratios are written as:
B. BALANCE OF THE CENTRAL CAPACITOR IN THE DC-LINK
For the 4L-FC shown in Fig. 7 , the instantaneous output voltage can be expressed as:
For the 5L-HC, when the capacitors are assumed to be unbalanced, the output voltage is expressed as (24) same way.
Then the 5L-HC circuit can be simply described as Fig. 9 (same as the 5L-FC). Instantaneous u AB can be written as (25) , which is close to 3E.
Similar to the flying capacitors in 4L-FC, the C AB should also have self-balancing ability. Because u AB always contains u d2 , so u d2 can also reach its steady state point, and the average value of u d1 and u d3 can reach equilibrium, as shown in the simulation results in Fig. 10 . The steady-state equilibrium point of u d2 can be reached at different loads, which also adjust faster at heavier load. But because both u d1 and u d3 contain 3 rd ripple, the voltage deviation of the instantaneous u d2 may be erroneously expressed on the output side, which will reduce the speed of self-balancing. Comparison of the simulation results in Fig. 8 and Fig. 10 have verified this conclusion. u d2 also needs balancing control in case of severe non-ideal disturbances. The method is similar to the balancing method of C fx1 , including feed-forward calculation and auxiliary PI adjustment. In order to ensure the consistency of the regulating quantity in three phases, d x21_f and d x21_b are evenly distributed in each phase. Then it can be written as:
The whole balancing strategy for flying capacitors and the central dc capacitors is shown in Fig. 11 .
C. BALANCE OF THE UPPER AND LOWER CAPACITORS IN THE DC-LINK
After balancing u d2 , the sum of the upper and lower capacitors in the dc side can be guaranteed. As concluded in section III, there is a low-frequency ripple in u cpn when M >0.5, reversely distributed in the two capacitor voltages (u d1 andu d3 ). Therefore, a balancing controller is required to suppress this ripple, to reduce the voltage stress of the device and improve the output voltage quality.
When M is less than 0.5, theoretically there is no unbalancing problem. In order to prevent voltage deviation caused by unpredictable disturbance, balancing controller still needs to be added. For 5L-HC, zero-sequence injection method in the 3L-NPC [23] can be seen as a reference. Assuming each phase is injected with u z , then
Then i d2 is modified as (28). The accurate i z to balance u d1 and u d3 is written as (29). Combining (27), (28) and (29), the accurate u z can be calculated.
However, the nonlinearity of relation between d nx and u refx makes it difficult to obtain accurate u z mathematically.
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And similar to NPC, in order to avoid overmodulation in the high modulation region, the zero-sequence voltage amplitude that can be injected is limited. u z must satisfy:
where u max and u min correspond to maximum and minimal value of three u refx .
The u z -selection process proposed in [22] for 4L-HC is essentially a try-and-error method and difficult to find accurate u z . So, an iterative solution is proposed below.
The [1, 3) and [3, 4) . So, adding u init with different u z , u vec ' will have a variety of state combinations.
Maximum u z is u zmax , which can raise the initial voltage combination to the biggest one, namely, adjust u max to 2. Moving down the voltage vector to set one u ref x ' to an integer step by step, u vec ' can reach all the possible states combination cases. For example, in Fig. 12(a) , there are four cases.
For each case, it's assumed that the accurate u z can set each u refx ' to the state accordingly. Combining (17) and (28), the equation can be solved and u z for each case can be calculated. If the calculated u z do set each u refx to the assumed states, then the u z is an accurate answer. If not, continue to move u vec down to the next case. It's easy to judge that there is only one accurate u z . Once the assumption is verified, the process will stop. If no accurate u z is found in all cases, select the optimal one. The entire calculation process is shown in Fig. 12 (b) .
If u ref x 'comes to the boundary value of two states, it is regarded as the lower state. For example, when u ref b ' locates at the boundary of state 2 and 3(equal to 3), d nb ' is selected as 0.5, rather than (2- 
It is worth noting that the current ripples at high modulation index range are more serious, but the space for injecting u z is limited. In order to avoid overmodulation, it's more difficult to obtain accurate u z . Consequently, complete ripple suppression cannot be achieved in a sampling period at high modulation-ratio ranges. But this iterative approach can guarantee the optimal u z can be achieved at this range. So the voltage ripples are maintained minimum.
D. OVERALL CONTROL BLOCK DIAGRAM
According to the above analysis, the overall balance and control diagram for 5L-HC are shown in Fig. 13 . Besides, the controller of motors or R-L load generates the output reference voltages, which is not shown here. u z_opt is the optimal zero sequence voltage. 
V. SIMULATIONS AND EXPERIMENTS
In order to verify the analysis and the effectiveness of the proposed control diagram, a high-power simulation model was established in Matlab/Simulink. The parameters are shown in TABLE. 1
A. SIMULATION RESULTS WITH R-L LOAD
Fig. 14 is the steady-state waveform after adding the capacitors balancing method when M is 0.7 and the fundamental frequency is 50Hz.
The decoupling performance of the balance method was verified in Fig. 15 . Initially, only balance control of the flying capacitor and C d2 are applied, and then the balance control of u d1 and u d3 (also called ripple suppression) was activated. It can be seen that before the ripple suppression, the upper and lower capacitors have not only third-order ripples but also an average dc deviation. After adding the balancing method, they are stabilized at the given values quickly. When the suppression method is removed, it can be seen that u d1 and u d3 are unbalanced again. The dc deviation is caused by the dc extraction current, which is resulted by the nonideal model because of the low switching frequency. Moreover, the balances of the flying capacitors and C d2 in the whole process are undisturbed, which proves that the two control loop are decoupled very well. Fig. 16(a) shows the voltage balance effect at a fixed output frequency (50 Hz) when the modulation index M changes from 0 to 1. It can be seen that when M is close to 1, there remains some slight high order harmonics in u d1 and u d3 . This is because the injected ZSV is limited to avoid overmodulation, which corresponds to previous analysis in Section IV. Fig. 17 shows the case at unbalanced load, u d1 and u d3 have fundamental and third-order ripples at the beginning. The ripple is immediately eliminated after applying the ripple VOLUME 7, 2019 suppression method. In this process, the balance of flying capacitors are not affected.
High-power simulation is also carried out for the medium voltage drive at a 3MW/6kV induction motor. The accelerating process from zero to rated speed under constant load torque is shown in Fig. 18 . At the time t 1 , 50% of the rated torque was suddenly added, and then removed at t 2 . As can be seen, the 3 rd ripple suppression of u d1 and u d3 was well done, and the balancing effect of capacitors was also not affected by the changed load torque. The ripple of u d2 was significantly smaller than that of u fx2 . 
B. EXPERIMENT VERIFICATIONS
A downscaled 5L-HC prototype was built to verify the proposed analysis and control method, as shown in Fig. 19 . The parameters are shown in Table 1 . The control board is based on a DSP chip TMS320F28335 and an FPGA chip of Cyclone III series. Two chips transmit signals through high-speed buses. The DSP is used for sampling, calculation and software protections. The FPGA is used for generating the phase-shift carriers, adjusting PWM pluses (add dead zones, blockade) and hardware protections, etc. Fig. 20(a) is the experimental results under R-L load when the modulation index is 0.8. The suppression method was not applied at the beginning. The 3 rd order ripple was obvious. Then the ripple was eliminated immediately when the ripple suppression was applied. The output phase voltage changed because of added u z , but the load current remained unchanged because u z was zero sequences in three phases. Fig. 20(b) was the u z and line voltage waveform. Fig. 20 shows the results when the modulation index M was changed from 0.2 to 1 at a fixed output frequency (50 Hz). Fig. 22 shows the ripple suppression effect when three-phase load were unbalanced. It can be seen that there were reversed 1 st and 3 rd harmonics of u d1 and u d3 at first. And the effect of the suppression method was obvious.
Experiments are also conducted on a 3kW/220V induction motor. The acceleration process of 0-800 rpm under light load torque is shown in Fig. 23 . The RMS value of the line voltage u ab rises continuously. Its envelope did not appear to change continuously because of the harmonics. The steady results under 500rpm and full load torque are shown in Fig. 23(b) .
The waveform under sudden increase and decrease of 80% load torque at 500rpm are shown in Fig. 24 , which shows that load change has almost no influence on the internal balance control of 5L-HC.
VI. COMPARISON OF 5L-HC AND OTHER FIVE LEVEL TOPOLOGIES
The detailed comparisons of devices and circuit defects in different 5L topologies are shown in Table 2 . Generally speaking, the number of devices in 5L-HC is less than most of the other circuits.
In terms of performance, other topologies have obvious shortcomings. For instance, the series connection of high voltage devices in ANPC and SMC makes dynamic and static voltage balancing of devices difficult, which usually requires complex voltage equalization circuits. The clamping points in dc-link of the 5L-NPC cannot be balanced under certain operating condition. And the fundamental fluctuation problems in NNPC and MMC also require complicated ripple suppression strategies. As for the flying-capacitor-clamped multilevel converters, the major reason for 5L-FC to be less popular in the industry is the excessive number of flying capacitors. Secondly, its switching frequency needs to be high enough to reduce VOLUME 7, 2019 the ripples of the flying capacitors. However, the 5L-HC can save half of the flying capacitors compared to the 5L-FC(calculated based on the same voltage and capacitance). On the other hand, compared to the 3L-FC (Alstom products), under the same capacitor ripples, the switching frequency of 5L-HC can be reduced by half. In general, the flying capacitor should not be an obstacle for applications of 5L-HC in high-power applications.
The most troublesome problem with 5L-HC is the thirdorder ripples in high modulation index ranges. Fortunately, this problem is easier to solve than those in other topologies. With the proposed method in this paper, the results from simulations and experiments show good dynamic and static ripple suppression performance. Therefore, 5L-HC has great advantages in the field of medium voltage applications in general.
VII. CONCLUSION
In this paper, a hybrid clamped five-level converter is studied. 
